

Transient Thermal Modeling Techniques for WBG Device Packaging

Mark Eblen

R&D Program Manager

Kyocera America, San Diego, CA 92123

Phone: (858) 614-2537

email: mark.eblen@kyocera.com




Outline

- Introduction
- Thermophysical Material Characterization
- Finite Element Global/Submodel Methodology
- Results
- Conclusions



Who is Kyocera America?


Our San Diego facility is a major supplier of metallized ceramic packages for RF and microwave wireless telecom devices. Kyocera America offers a complete line of multilayer ceramic/organic packages for semiconductors in commercial and military markets. We also offer in-house flip-chip and wire-bond packaging services.





What is a Wide Band Gap (WBG) semiconductor?

- The definition is not very well defined but since a direct comparison of Si seems logical. It is usually taken as 2X the energy band gap of Silicon or approximately 2.0 eV.
- This includes Indium Nitride (InN) all the way up to diamond which is approximately 6.4 eV.
- GaAs is approx 1.4 eV and Si_{1-x}Ge_x is approximately .7~1.1 eV.
- Some good online sources of info/data are:






www.ecn.purdue.edu/WBG/

www.onr.navy.mil/sci_tech/31/312/ncsr/



WBG Motivation & Thermal Management

- A large band gap translates to a high breakdown potential which allows the design of power devices that can operate at higher voltages and temperatures (ie higher power density)
- Silicon is frequency limited around ≥ 2.5 GHz. By definition of their excellent electrical transport properties (small dielectric constant and high saturation velocity), WBG semiconductors allow for much higher frequency during operation.
- WBG semiconductor devices would reduce the number of Si based amplifiers in the wireless infrastructure world.
- WBG typically have better thermophysical properties also versus Si.



9/10/06 5



Thermophysical Material Characterization

Recall this is a "transient" analysis discussion thus thermal energy transport is governed by the materials thermal diffusivity. Measures the ability of a material to conduct thermal energy relative to its ability to store.

$$\alpha = \frac{k}{c_p \cdot \rho}$$

where:

 α = thermal diffusivity (*thermophysical prop*)

k = thermal conductivity (*transport property*)

c_p = specific heat capacity @ constant pressure (*thermodynamic property*)

 ρ = density (*thermodynamic property*)

 $[c_p \rho] = volumetric heat capacity$


■ The performance of electronic systems degrade in proportion to the environment temperature. This temp also determines the service life of the electronic component. An industry rule-of-thumb at or near the design operating temperature states the N₅₀ is cut in half for each 10C rise in temp. Excessive high temps can degrade the chemical/structural integrity of various semiconductor devices. Large fluctuations of temp as well as spatial variations of temp in equipment become responsible for most field failures.

The purpose of thermal design is to limit spatial variations and maintain some nominal value.



Thermophysical Material Characterization cont.

BeO, InP, and SiC thermal diffusivity is governed by typical nonconductor phonon transport mechanism (e.g. lattice vibration) and decrease rapidly with inverse of temperature.






Laser Flash System To Measure Thermal Diffusivity



KAI Proprietary TC System used to validate thermal material properties used in package design (1999).

Description: Custom apparatus measures *thru-plane* thermal conductivity (TC) of a material whose one side has been subjected to a short duration laser pulse. The resultant time vs. temp is monitored by a IR detector. Material TC is resolved by fitting the shape of this temperature rise curve to a 1-D heat flow model.


 $\frac{\partial T}{\partial t} = \frac{\kappa}{\rho C_p} \times \frac{\partial^2 T}{\partial x^2}$






Closed-Form Solution vs. Simulation

Most thermal pkg design problems are 3D and irregular by nature which don't lend themselves to transient closed-form solutions. The finite element method (FEM) provides us a **robust** numerical technique to solve these specialized cases.






ANSYS™ FE Model File Description Hierarchy



ANSYS input file calls 2D IGES geometry file. Drawing areas are sub-divided for better mesh




WBG Example: Bipolar RF Ceramic Package






FE Submodel Technique for Increased T(t) Resolution



Detailed view of ½ symmetric submodel. Thermal bc's specified on all surfaces except top face and symmetric planes.




WBG Bipolar RF Ceramic Package Results






WBG Bipolar RF Ceramic Package Results

Device is not operated in a continuos "on" state, a transient analysis must be conducted considering the time varying power pulse [e.g. P(t)].






WBG Bipolar RF Ceramic Package Results






Key Concept: Most Temperature Rise in Device






ANSYS Model "Typical" Output

Key locations in FE global/submodel are tracked in the time domain






FE Submodel Technique Also Used for GaAs FETs




Course mesh global model with ½ symmetric submodel volume shaded. Note: constraint equations were used to tie h/s course mesh with GaAs fine mesh.



Detailed view of ½ symmetric submodel. Thermal bc's specified on all surfaces except top face.



AuSn Solder Die Attach Transient Thermal FE Results



Global Temp Plot During Pulse Off Conditions.


$$\alpha = \frac{\mathsf{k}}{\mathsf{p} \cdot \mathsf{c}_{\mathsf{p}}}$$

 α = thermal diffusivity

k = thermal conductivity

 ρc_p = volumetric heat capacity


Very little capacitive thermal coupling between P/A stages (e.g. thermal diffusivity of all materials is high)



10% Duty Cycle Transient ΔT History for all P/A Stages.



What if Scenario: Epoxy Die Attach





Validation: KAI-R&D Internal θ_{jc} Measurements

Scope:

Conduct steady-state internal θ_{jc} measurements on laminate heat sink pkgs. The control group shall be a conventional CuW pkg in the same outline.





Fig. 1 (a) KAI-R&D infrared μ thermal imaging system to measure package θ_{jc} . (b) Detailed view of package measurement setup showing sample coated with a fine layer of high emissivity paint for a reliable IR scan (*Note: Si is translucent at 5\mum*).




θ_{ic} Measurement Setup Description






Steady State IR Measurement Results cont...





Conclusions

- Thermal behavior of WBG devices can be effectively modeled using standard FE tools. Careful understanding of boundary conditions is critical.
- Must characterize thermophysical materials over temperature of interest.
- Should include device transistor details in thermal model. Majority of temperature rise is in top layers of device.
- Validate thermal model assumptions via IR imaging in time domain (TBD).
- Thermal design is one part of a integrated design approach.






Appendix



Fundamental Concepts - Continued


The thermal interface resistance across a joint is a complex function of the geometric and thermophysical properties of the contacting solids and of any interstitial substance at the interface(ie air or thermal grease). The important parameters are: surface texture, waviness, hardness, modulus of elasticity, mechanical load, temperature levels, and material conductivity's.

(refs: Incropera & Dewitt, M. M. Yovanovich - MHTL Waterloo)





Cooling Strategy Will Be Critical!





Example of liquid cooling of chip face